that dispatches a sequence of events with timing information. It is able to recovery the possible delays introduced by AER bus. Figure 1 . AER inter-chip communication scheme. It has been implemented in real time hardware using VHDL and tested in a PCI-AER board, developed by authors, that Transmitting the pixel addresses allows performing extra currently capable to send and receive events at a peak rate of operations on the images while they travel from one chip to 16 Mev/sec, and a typical rate of 10 Mev/sec. another. For example, inserting properly coded memories (ie. EEPROM) allows transformation (ie. shifting and I. INTRODUCTION rotation) of images. Also, the image transmitted by one chip can be received by many receiver chips in parallel, by Address-Event-Representation (AER) was proposed in properly handling the asynchronous communication 1991 by Sivilotti [1] for transferring the state of an array of protocol. The peculiar nature of the AER protocol also neurons from one chip to another. It uses mixed analog and allows for very efficient convolution operations within a digital principles and exploits pulse density modulation for receiver chip [2] . coding information. The state of the neurons is a continuous
There is a growing community of AER protocol users for time varying analog signal.
bio-inspired applications in vision and audition systems, as Figure 1 . explains the principle behind the AER basics.
demonstrated by the success in the last years of the AER
The emitter chip contains an array of cells (like, for group at the Neuromorphic Engineering Workshop series example, a camera or artificial retina chip) where each pixel [3] . The goal of this community is to build large multi-chip shows a continuously varying time dependent state that and multi-layer hierarchically structured systems capable of change with a slow time constant (in the order of performing complicated array data processing in real time. milliseconds). Each cell or pixel includes a local oscillator The powerful of these systems can be used under computer that generates digital pulses of minimum width (a few based systems under co processing. This purpose strongly nanoseconds). The density of pulses is proportional to the depends on the availability of robust and efficient AER state or intensity of the pixel. Each time a pixel generates a interfaces [4] . One such tool is a PCI-AER interface that pulse (which is called "event"), it communicates with the allows not only reading an AER stream into a computer array periphery and a digital word representing its code or memory and displaying it on screen in real-time, but also the address is placed on the external inter-chip digital bus (the opposite: from images available in the computer's memory, AER bus The ISIs may be difficult to preserve depending on the popular in the server market. When we had to make nature ofthe emitter and/or receiver chips. Let's suppose the implementation decisions the situation had altered case of having an AER emitter chip connected to an AER significantly. Machines with extended PCI buses had almost receiver chip, and we want to debug their communication.
disappearing and, on the other hand, serial LVDS based PCI In principle, there are two possibilities: connecting to the express was emerging clearly as the future standard but bus an AER sniffer element, or to introducing a new AER almost no commercial implementations were in the market. element in between the emitter and the receiver.
Therefore, the most feasible solution was to stay with the -The sniffer element will consist on an AER receptor that common PCI implementation (32 bit bus at 33MHz).
captures the address and stores it with a timestamp in
The previously available PCI-AER board uses polled I/O memory for each request that appears on the AER bus.
to transfer data to and from the board. This is possibly the The problem in this case is that the speed of the emitter main limiting factor on its performance. A. From PCI to AER.
The AER-stream is stored in the computer memory and then it is sent to the AER system through the PCI bus and the OFIFO. This stream is saved in memory using 32 bits for each address event. The sixteen less significant bits represents the address of the pixel that is emitting the event.
The sixteen more significant bits represent a time difference from the previous event in clock cycles. word of the OFIFO without any event transmission. The
As a result of these considerations the design and OUT-AER state machine keeps continuously reading 32-bit implementation of the CAVIAR PCI-AER board was words from OFIFO if it is enabled. For each word the state developed including the bus mastering. The hardware based machine will wait for the configured number of clock cycles frame to AER conversion has been developed for the before transmitting the address through the AER output bus. CAVIAR USB-AER board [10] .
If the acknowledge is delayed, the timer of the OUT-AER The physical implementation is implemented into VHDL state machine will discount this time to the wait state of the for a FPGA. It was established that most of the next event. If the result of the discount is negative no wait functionality, demanded by the users, could be supported by will be done for the next event and this value will be used as the larger devices in the less expensive SPARTAN-Il initial wait for the following event. With this treatment the family. Figure 2. shows the CAVIAR PCI-AER board.
delay between events is not relative to the previous one, and A Windows driver and an API that implements bus a delay in the ACK reception will not cause a distortion in mastering and a Matlab interface are currently available. A the time distribution of all the events along the time period. Linux version of the driver is still under development. 
